




Persistent Memory for Artificial Intelligence

Bill Gervasi
Principal Systems Architect
bilge@Nantero.com





Demand Outpacing Capacity



In-Memory Computing

Artificial Intelligence


Machine Learning

Deep Learning





Driving New Capacity Models



Non-volatile memories


Industry successfully snuggling large memories to the processors...

...but we can do oh! so much more






My Three Talks at FMS



NVDIMM Analysis



Memory Class Storage



Artificial Intelligence






History of Architectures








Historical Trends in Computing









Power Failure
Data Loss






Some Moments in History



Central Processing

Shared Processor Dumb terminals





Distributed Processing

Processor per user

Peer-to-peer networks






Some Moments in History



Central Processing

"Native Signal Processing"
Main CPU drivers
Cheap analog I/O





Tightly-coupled coprocessing



Distributed Processing

Hercules graphics
Sound Blaster audio
Rockwell modem
Ethernet DSP






The Lone Survivor...



Graphics add-in cards



Integrated graphics

...survived the NSP war






Some Moments in History



Central Processing

Phone providers controlled all data processing





Edge computing reduces latency



Distributed Processing

Phone apps provide local services






When the Playing Field Changes

The speed of networking directly impacts the pendulum swing from centralized to distributed







A faster network favors distributed computing






Winners and Losers

Often, the maturity of the software development environment determined who won and who lost










Maintaining an Edge







The Tail Wagging the Dog



I won't say "It's the Software, Stupid" because I know you're not stupid

however

To succeed, AI needs GREAT software infrastructure

Driving some companies to design hardware to the software instead of software to the hardware




Wild Array of Programmer Options







Al on Traditional Server



No magic

Al applications are like any other


Data processing done on main CPU

Downside is main CPU is overkill in floating point, and weak in parallelism






AI Evolution







Al Evolution



Al Accelerator Characteristics

Wide array of simple processing elements

Reduced floating point precision


Tuned for matrix operations





In-Memory Computing

In-memory computing lets the AI accelerator control the memory directly




Also great for encryption





Data Processing Paradigms



Traditional database

Data mining

Inferencing

Fuzzy logic

Recognition

etc







The Actualization Gap



Research projects




Deployments






The "Research" Projects

Flash Memory Summit





Many interconnects between storage elements and processing elements


> Weighted calculations produce parallel possible results

> Focus for a number of startup companies






What Most People Mostly Building



Dense matrix memory for highest storage capacity

Shared memory controller for many execution units


Pipes for networking








Practical I/O Connection Limits



Toroid is a more practicable solution




Limits how quickly data can flow in and out





Network Utilization








Lossless Versus Lossy

Persistent data: reload needed



Accumulated data: modified models are expensive to rebuild



Time to reload is always an issue






Recovering From Power Fail

Data pulled from main memory

...or worse...

Backing store



Data requires multiple hops through the interconnects


Not uncommon for data reload to take 3 minutes or more

Before recalculation can begin!





Distributed Memory Complications



This may help explain the gap between research projects and actual deployments

Distributed cells complicate download time into the arrays






Persistent Main Memory

NVDIMMs are moving data persistence to the main memory bus

and in some cases increasing memory capacity

See my other talk later this week







Cost of Power Failure


The average downtime in the

A company that suffers from

Flash Memory Summit



The Cost Of Internet Outages Beyond Revenue



The average cost of downtime per minute is

Statistics vary but all agree... downtime costs a LOT



Flash Memory Summit

Persistent Memory



DRAM
Loses data
Must be refreshed
Can't lose power

Persistent Memory Holds data forever, even


on power fail






Nantero NRAMTM








DDR4 DDR5



Nantero NRAM is a persistent memory using carbon nanotubes to build resistive arrays which can be arranged in a DRAM compatible device



See my other talks later this week






Classes of Persistent Memory

Non-volatility

Endurance

Read Time

Write Time



MRAM	ReRAM	PCM / 3DXpoint	FeRAM
Yes	Yes	Yes	Yes
Limited	Limited	Limited	No limit
Х	Х	X	X
Х	Х	Х	Х
Storage Class Memory			

Storage

Flash

Yes

 10^{3}

50M ns

25M ns






Applying Persistent Memory

Replace DRAM with Persistent Memory

Completely eliminates the need to reload on Power fail




Next generation persistent memory will target SRAM,

Persistent shadow registers aren't such a bad idea, either






NRAM for Main Memory







Enables the New Architectures



NRAM cells in the array

Permanent storage through power fail

Programmed once during manufacturing, no reload





NRAM Everywhere

Soon we will look back and say

"Remember when data was lost when power went out?"

and laugh







Full Disclosure



My first home computer had an 8" floppy disk

I earned my gray hair





Summary

Centralized versus distributed computing is a long term cycle

Quality of software infrastructure typically determines the winner

Artificial intelligence accelerators are a recent co-processing addition

Data loss on power failure is worsened by Al architectures

Persistent memory in Al device solves major problems

Nantero NRAM addresses many usages of PM in Al systems

If you remember 8" floppies, you probably can't read this screen





Questions?

Bill Gervasi
Principal Systems Architect
bilge@Nantero.com